: Number		Search Text	DB	Time stamp
i	126	(((bonding adj pad) or interconnect) same passivation same polyimide and etching) and @ad<=10010105	USPAT; US-PGPUB	2002/07/30 13:36
i i	1	("6287730").PN.	USPAT; US-PGPUP	2002, 07, 30 13.53
ĵ	96	hardened with layer with polyimide	USPAT; US-PGPUP	2002,'07,'30 14 02
4	15	<pre> (hardened with layer with polyimide) same etching</pre>	U3PAT; U3-PGPUE	2002 '07, 00 13 54
5,		hardened with layer with (surface hear3 polyimude	USPAT; US-PGPUP	2002 '07 [[0 14 09
6	6	hardened with layer with (surface near3 polyinde	ETO, JPO; DELWENT; ISO ELF	2002/107/110 14 36
•	13	hardened with layer same . Squiface near's polyimude	70.4 A 7 ; 1,5- 1, 30.4 (c)	
8	5	(hardened with layer same Samia - neats polyim.de) not (hardened with layer with (surface near% polyimide)	Cottal; Na-10006	
Ģ	8	hardened with layer same ! surface wear's polyimide	ETT; JPG; DELWENT; IBM IDB	in 32 a 1 a 14 12
10	2	hardened with layer same (surface near3 polyimde same etching	EPO, JEG; DEEWENT; IBM TDB	2002/07 50 14:13
1.1	4	hardened with layer same (surface near3 polyimide) same etching	USPAT; US-PGPUE	2002, 07, 30 14:43
Ž.25	1	hardened adj layer same polyimide same etching	USPAT; US-PĞPUE	2002/07/30 14:44
1,3		hardened adj layer same polyimide same etching	EPO; JPO; DERWENT; IBM TDB	2002/07,30 14.46
1.4	1	hardened adj layer same polyimide and etching	EPO; JPO; BYRWENT; JBN_TMB	2002/07/36 14:46
15	3	hardened adj layer same polyimide and etching	DREĀT; OJ-1710	/17. x 1 -7 14.47

TDB-ACC-NO: NN85046498

DISCLOBURE TITLE: Multilayer Cleavage Technique

FUBLICATION-DATA: IBM Technical Disclosure Bulletin, April

1985, 03

VOLUME NUMBER: 27

ISSUE NUMBER: 11

FAGE NUMPER: 6498 - 6499

EUBLICATION-DATE: April 1, 1935 (19850401)

CROSS REFERENCE: 0013-1639-27-11-6498

DISCLOSURE TEXT:

- Thysical cleavage of semiconductor wafers having a **polyimide**

layer, to expose an etched profile or step coverage over testoraphy,

is very difficult, and yields typically poor results.

The polyimide

does not break cleanly, but normally pulls and curls away from the

pleaved edge, preventing inspection of the desired features. The

following cleavage technique eliminates these problems since it does

not require breaking of the wafers. The procedure is conformed as

follows: 1. The wafers which have the desired features to be

inspected, e.g., coverage of **polyimide** over topography or an etched

via take profile, are coated with a photoresist layer whose thiskness

is about the same as the $\underline{\textbf{polyimide}}$ thickness. This step fills in all

etched via holes and planarizes the wafer surface. The photoresist

is baked at about 170 C. 2.

The photoresist surface is etched in a

barrel plasma system using oxygen for about 5 minutes. This step was

found to be essential for proper adhesion of the metal which will be

deposited next. 3. Deposit about 5000 A of metal, aluminum or

aluminum/copper, without

substrate

neat. 4. Coat the metal-covered surface with another
photoresist

layer, about 10,001 A thick. Prebake the photoresist and prepare for

emposure. 5. Empose a pattern with numerous lines (such as a

metal-level pattern) in the top photoresist layer, then develop and

wet-etch the metal, leaving a large number of metal lines on the

wafer. 6.

Each through the photoresist and $\underline{\textbf{polyimide}}$ not covered

by the metal lines using a reactive ion etch (RIE) with oxygen gas.

This step will sever the **polyimide** vertically, permitting inspection

of the topography when the photoresist and metal are later removed.

The underlying film is plasma-enhanced ritride, which can be etched

in the RIE using CP4 . It is important to note that neither the $\mathbb{S}2$

plasma nor the CF4 plasma will chemically attach (etch) the metal;

thus the aluminum serves as a perfect nonerodable etch mask. It is

important that the dathode voltage on the RIE be kept low during the

etching process -- about -150 volts or less; otherwise,
physical

sputtering of the metal will take place and obscure the final

results. 7. After the **etching** is done, it is necessary to remove

the metal and the planarizing photoresist.

This is accomplished by

first using an 02 plasma in a parrel read or for several minutes to

remove the CF4 $\underline{\text{hardened layer}}$ of the top surface of the photoresist.

(This is not necessary if CF4 was not used.) The photoresist and

metal are then removed by soaking in NMF as in normal lift-off

procedure. The wafers are now ready for inspection. The technique

provides vertical cleavage through features which repeat themselves

many times on a wafer and thus have a very good chance of being

coincident with the large number of metal cleavage eages available.

SECURITY: Use, copying and distribution of this data is subject to the restictions in the Agreement For IBM TDB Database and Eelated Computer Databases. Unpublished - all rights reserved under the Copyright Laws of the United States. Contains confidential commercial information of IBM exempt from FOIA disclosure per 3 U.S.C. 552(b)(4) and protected under the Trade

Copyrighted (d) IBM Corporation 1985. All rights reserved.

Secrets Act, 18 U.S.C. 1905.

US-PAT-NO: 5807787

DOCUMENT-IDENTIFIEE: US 5807787 A

TITLE: Method for reducing surface leakage current on semiconductor

intergrated directits during polyimide passivation

----- SIMIC ------

In recent years photosensitive polyimide has attracted donsiderable interest as the passivation coating over the bonding pads. These protosensitive polyimides have the desirable properties of the more conventional polyimides, such as low mielectric constants, relatively high temperature stability (up to about 450.dedree. C.), planarizing properties, etc., but can also be patterned like a photoresist mask, and then bemain on the substrate to serve as the passivation layer. This later attribute is nighly desirable for reducing manufacturing dost. Typically a photosensitive polyimide predurson is doated on the substrate using, for example, conventional phitoresist spin coating techniques. The photosensitive polyimide precursor, after a low temperature prebaked, is then exposed through a photo-mask or reticle usino, for example, a step and repeat projection aligner and ultra violet (UV) radiation source. The 'Ny emposed portions of the polyimide precursor are crosslinked while leaving unexposed regions over the bonding pads that are not crosslinged. During

the Fonding pads are dissolved away providing openings over the **bonding pad**

development, the unexposed polyimide predursor regions over

areas. Further

thermal curing yields a permanent polyimide passivation

laver which elsewhere on the substrate. A schematic cross sectional view of a postion of this bonding pad structure having the passivation layers is shown in FIG. 1. Shown are two adjacent bonding pads 4 composed of metal such as aluminum (Al) or an allminium-copper alloy on a top insulating layer 10 which covers the semiconductor integrated circuit. The contacts between the ponding pads and the integrated singuit are not shown to simplify the drawing. The first passivation layer 12 is deposited over the bonding pads and contact openings 6 are etched in the insulating layer 12 to the bonding pads. The photosensitive polyimide passivation layer 14 is then spin-coated and patterned to provide openings over the bonding pads, as snown in FIG. 1. like photoresist processing, when the polyimide is removed over the ponding pags by disadring away the non-crosslinked polyimide, a polyimide residue remains that can result in unwanted electrical opens or nich contact resistance during testing and/or wire bonding. Typically a mild plasma ashind :plasma descumming) step is performed in an exygen plasma to insure that the trape amounts of the polyimide residue are removed. Unfortunately, this plasma asking can also effect the first passivation layer making the surface conductivity higher, and thereby resulting in significantly higher surface leakage currents auross the insulating layer 12 (see FIG. 1) between the bonding pads 4. As semiconductor devices are further reduced in size and the circuit density increased, it will become even more important to minimize leakage currents to maintain circuit performance. Also, with further increase in circuit density and increasing ${\rm I}/{\rm O}$ count on the chip the bonding pad pitch

will further decrease. Therefore, there is an increasing need in the semiconductor industry to minimize the leakage currents on the integrated circuit.

The method starts by providing a semiconductor substrate on which are already tormed the necessary discrete semiconductor devices, such as field effect transistors (FET's), bipolan transistor and similar derides. A multilayer of patterned conducting Tayers, such as doped polysilicon, silicides and metal with interposed insulating layers, such as chemical wapor deposited silidon extaes, are used to electrically interconnect the device, and thereby form the integrated dirbuit. The number of metal levels can vary depending in the circuit design, but are typically between about 2 to 4lavers. A top insulating layer, such as a silicon oxide, is provided with contact openings or via holes to the appropriate regions of the integrated circuit to which the imput/out signals and the power and ground plane contacts are to be made. An array of electrically conducting bonding pada are then formed over the contact openings to provide the external wiring contacts for the gingle or multi-chip carrier. Typically the bonding pads are composed of aluminium or aluminium/copper alloys. Alternatively, aluminum/silicon and aliminum/peoper/silion alloys can also be utilized for making the bonding gads. A first passivation layer, typically a low temperature oxide, such as a plasma enhanced CVD oxide, is deposited over the bonding pads and openings are formed in the first passivation layer to the bonding pads. A much thicker second passivation layer, composed of a photosensitive polyimide, is deposited by spin coating a photosensitive polyimide precursor which

is then exposed with

ultra violet [JV] radiation through a mask to crosslink the polyimide. The

polyimide regions over the bonding pads and over the first
passivation layer

between the conding pads is masked from UV exposure consolinking, and is

dissolved away. Conventional plasma ashing in oxygen 0.sub.20 is then

performed to remove trace amounts of $\underline{\textbf{polyimide}}$ residue from the bonding pada

ion minimizing contact electrical resistance. Thus ashing, unfortunately,

inducases the surface electrical conductivity on the first passivation layer

hatween the bonding pads and thereby increases the surface leadage currents by

about an order of magnitude. By the method of this invention, the substrate is

thermally treated in air or nitrogen ambient which reduces the leakage runners

tack to the previous values before the plasma ashing. This provides a

polyimide passivation layer with improved (lower) surface leadage purposes than

the propess without the thermal treatment.

FIG. β is a schematic cross sectional view of a portion of a typical **bonding**

pad area depicting the exposure of the photosensitive
polyimide passivation

layer using TV radiation and mask.

With continued down scaling of the semiconductor devices dimensions, the device

parametric operating parameters, such as voltage and current, are also reduced,

and therefore, at is very important to minimize the leakage currents in the $\,$

circuit. In particular, it is important to maintain a low surface leakage

current on the surface of the first **passivation** layer 12 hat ween the advacent

blonding pads 4. However, in conventional processing after forming the Londing

pads, a thick **polyimide** layer is typically used to passivity the integrated

circuit from contamination and damage. A plasma ashing step is then required to remove residual polyimide over the bonding pad that would otherwise degrade the electrical contact during testing and wire bonding. Although the plasma ashing improves the electrical contact it is also known to effect the exposed passivation layer 12 between the bonding pads 4 results in excessive surface leakage currents between pads, as depicted in FIG. 1 by the double headed arrow 8.

As shown in FIG. 2, the opaque portion 18 of the mask 19 over the **bonding pad** areas prevent the UV radiation 20 from crosslinking the photosensitive **polyimide** precursor layer 14', and therefore, is dissolved away in the developer while the crosslinked regions 14 remains as the second **passivation** layer 14 on the substrate, as shown in FIG. 1.

	บ	1 [1]	Document	ID	Issue Date	Pages
1			us 13029076 Al	913	20020620	10
2			US (1)(1)(1)(1064 Al	929	20020530	15
3			us 6410414	P1	20020625	9
4			US 6412468	E:1	20011106	15
ō			US 0:33413	E-1	.:0011013	22
ij.			US 6-120.54	E-1	200110	10
7			ប្ទ ស 84650	F-1	20010904	12
٤			us (1287 5 3	В1	20010508	5
J)			US (1143-038)	А	20001107	15
10			US envis: 07	A	2000516	(ا
11			US 1996 GASE	A	19991116	34
12			US 5900025	А	19991109	6
13			US 1814234	A	19981020	8
14			US 4978419	A	19901218	<u>.</u>

	Title	Current OR	Current XRef
1	SEMICONDUCTOR DEVICE RESISTANT TO SOFT ERRORS AND A METHOD FOR MANUFACTURING THE SEMICONDUCTOR DEVICE	433 1514	438 51.1
2.	MOVEL PASSIMATION STRUCTURE AND ITS METHOD OF FABRICATION	403 012	
3	Nethou for isoridating a semiconductor device	133 1012	1.8 21; 42 46.7; 42 6.28
<u>'</u>	Methou for fabricating an olectrically addressable silicon-on-sapphore light malve	433 0	138:140; 438:15
5	Method for forming high performance system-on-chip using post passivation process	433/238	438/038; 438/381; 438/381; 438/381;
6	Process for forming an electrical device	433 7/12	:;;; * m
7	Non-metally, barrier formation for copper damascene type interconnects	423 1.87	
8.	Method of facilitating a bonding pad structure for improving the bonding pad surface quality	43 1 1 2	
<u>G</u>	Passivation structure and its method of fabrication	493/k12	435 4 %; 435, 42 %; 431/603
10	Surface treatment for bonding pag	234/2	134, 16; 438/118; 438/1496
11.	demicronductor device having a tapeless mounting	257, 668	5 % (505); 25 % (504); 25 % (504)
12	Thermal inkjet printhead with anchessed resistance control and method for making the printhead	341. 62	;.:9 - arr.1
13	Hethed for forming low dentact resistance bonding pad	216, 18	214 7.; 214 7.; 214, 7.; 431, 700
14	Process for defining vias through silicon nitride and rolyamide	438,701	438,640; 438,720; 438,724; 433,725

	Retrieval Classif	Inventor	s	С	P	2	3	4	5
1		LEE, JOO-HERN	X						
2		BOHF, MARK T.							
3		Lee, Joo-harn							
4		Shimabukuro, Randy L. et al.							
5		Lin, Mou-Sniung							
6		Flynn, fodd M. et al.							
7		Choci, Simon et al.							
8		Lo, Yung-Tsun et al.							
9		Bohr, Mark T.							
10		Yu, Chis-Chieh et al.							
11		Amagai, Masazumi							
12		Burke, Cathie J. et al.							
13		Jou, Chen-Shin et al.							
14		Nanda, Madan M. et al.							

	l .	mage Doc. Displayed	PT
1	ប្រទ	20020076913	
2	ijŞ	2101064929	
3	បន	5410414	
ć	US	5312063	
<u> </u>	US	6303423	
€.	ŲS	5500154	
	IJS	52:3457	
٤	บร	5281.53	
ç.	US	6143438	
10	US	5063107	
1 1.	US	5936035	
12	US	5980025	
13	US	5824234	
14	US	4978419	

	U	1 [1]	Document	ID	Issue Date	Pages
15			US 4927505	А	19900522	5
16			US 4827326	А	19890502	5

	Title	Current OR	Current XRef
15	Metallization scheme providing adhesion and barrier properties	205,123	204/192.25; 204/192.3; 208/135; 257 781; 42 - 620; 43 - 614; 43 - 634
16	Integrated circuit having polyimide/metal passivation layer and method of manufacture using metal lift-off	257,'759	.31

	Retrieval Classif	Inventor	S	С	P	2	3	4	5
15		Sharma, Ravinder K. ct al.							
16		Altman, Leonard F. et al.							

L	Number	Hits	Search Text	1-18	Time France
5		6803	(bonding adj pad) by interconnect and	-111 AC;	$1^{1/2}$. $1^{1/2}$. $1^{1/2}$. 1
			passivation and polyimide and etching		
6		149	((bonding adj pad) or intercornegt same	"DIAL;	.75.27.5° sak 10 21
			passivation same polyimide and et thing	$\Pi_{\overline{S}} = [n_{\underline{q}}, [M]] +$	
7		126	1 (bending adj pad) or intercennect same	MAPAT;	unitive st 10-22
			passivation same pulyimide and ethning.	(10) - Fa (B) (B)	
			and @ad<=20010109		

US-PAT-NO: 6403449

DOCUMENT-IDENTIFIER: US 6403449 B1

TITLE: Method of relieving surface tension on a

semiconductor wafer

----- KWIC -----

After forming the passivation layer, a protective polyimide layer can be formed

to function as a die coat which protects the passivation layers from bracking,

for example from contact with a lead frame in a

"leads-over-chip" assembly.

The polyimide material can comprise an organic material spun onto the wafer

surface. A polyimide which is sensitive to ultraviolet light can be used or,

in the alternative, a UV-sensitive resist is patterned over the polyimide to

empose the bond pags. The polyimide (or the resist) is emposed to a patterned

Unsturge, and the polyimide is etched from the bond pads and any other

necessary locations such as fuse banks. A negative resist/polyimide can also

he used. After **etching** the polyimide from the bond pags and other areas, a

final cure of the polyimide is performed, for example by exposing the polyimide

ty a temperature of from about 200.degree. C. to about 300.degree. C. for a

period of about 0 hours. This step drives out solvents from the **polyimide** and

reduces the **layer** thickness from about 14 microns to about 9 microns and leaves

a hardened film.

WEB ACCOUNT IEEE HOME ! SEARCH IEEE CONTACT IEEE Careers/Jobs Membership Publications/Services Standards Conferences Welcome United States Patent and Trademark Of » Si ₹ FAQ Terms IEEE Peer Quick Links Review Welcome to IEEE Xplore* Your search matched [0] of [784772] documents. O- Home You may refine your search by editing the current search expression or entering — What Can a new one the text box. Then click search Again. LAccess? hardened <near/1> layer <paragraph> polyimide

Use your browser's back button to return to your original search page.

Search Again

No documents matched your query.

OR

Results:

Tables of Contents

O- Logrout

O- Journals & Magazines

Conference
Proceedings

Standards

Search

O- By Author

O- Basic

— Advanced

Member Services

O- Join IEEE

C Establish IEEE
Web Account

🖴 Print Format

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join | IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Back to Top

Copyright @ 2002 IEEE --- All rights reserved

IEEE HOME ' SEARCH IEEE SHOP WEB ACCOUNT CONTACT SEE

Membership Publi	XPIORE TM RELEASE 1.4	nferences Careers/Jobs Welcome United States Patent and Trademark Of
Help FAO Terms Review Welcome to IEEE Xplore	Your search matched [0] o	* s f [784772] documents.
O- Home O- What Can I Access? O- Log-out	You may refine your search a new one the text box. The hardened <sentence> layer <pa Search Again</pa </sentence>	-
Tables of Contents Journals & Magazines Conference Proceedings Standards	OR	utton to return to your original search page.
Search By Author Basic Advanced	No documents matched you	r query.
Member Services Join IEEE Establish IEEE Web Account		
Print Format	I	

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join | IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ | Terms | Back to Top

Copyright © 2002 IEEE — All rights reserved

TEEE HOME SEARCH EEE SHOP WEB ACCOUNT CONTACT FEEE

Membership Pub	lications/Services Standards	Conferences	Careers/Jobs	
IEEE	Xplore TM RELEASE 1.4		Welcome United States Patent and Trader	nark Ol
Help FAQ Terms Review	IEEE Peer Quick Links	V		» S
Welcome to IEEE Xplo	Your search matched [0]	of [78477 2	2] documents.	
O- Home O- What Can I Access? O- Log-out	You may refine your sear a new one the text box. hardened <paragraph> layer Search Again</paragraph>	Then click se	The state of the s	nterin
Tables of Contents Journals & Magazines Conference Proceedings Standards	OR	button to re	eturn to your original search page.	
Search - By Author - Basic - Advanced	No documents matched y	our query.		
Member Services Join IEEE Establish IEEE Web Account				
Print Format				

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ | Terms | Back to Top

Copyright © 2002 IEEE — All rights reserved



An Agency of the United States Department of Commerce



DATASTAI

OPTIONS LOGOFF FEEDBACK

Advanced Search: INSPEC - 1969 to date (INZZ)

THAIR

Search history:

No.	Database	Search term	Info added since	Results
1	INZZ	hardened NEAR layer WITH polyimide	unrestricted	0 -
2	INZZ	hardened WITH layer WITH polyimide	1980	0 -
3	INZZ	hardened WITH layer AND polyimide	1980	0 -
4	INZZ	hardened WITH layer AND polyimide	19700101	0 -

hide history

~				/ \	/ 1		•
Linton	MONTH	search	tarmi	(-) -	(3/11	no h	THE
EHRCL	vuiii	SCALCII	LCILII	51.	. 30(1)	CIL	uus

whole document

Information added since: 19700101 (YYYYMMDD)

SEARCE

Select special search terms from the following list(s):